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Abstract 
We present a silicon model of an axon which shows promise as a 
building block for pulse-based neural computations involving cor-
relations of pulses across both space and time. The circuit shares 
a number of features with its biological counterpart including an 
excitation threshold, a brief refractory period after pulse comple-
tion, pulse amplitude restoration , and pulse width restoration. We 
provide a simple explanation of circuit operation and present data 
from a chip fabricated in a standard 2Jlm CMOS process through 
the MOS Implementation Service (MOSIS). We emphasize the ne-
cessity of the restoration of the width of the pulse in time for stable 
propagation in axons. 
1 INTRODUCTION 
It is well known that axons are neural processes specialized for transmitting infor-
mation over relatively long distances in the nervous system. Impulsive electrical 
disturbances known as action potentials are normally initiated near the cell body 
of a neuron when the voltage across the cell membrane crosses a threshold. These 
pulses are then propagated with a fairly stereotypical shape at a more or less con-
stant velocity down the length of the axon. Consequently, axons excel at precisely 
preserving the relative timing of threshold crossing events but do not preserve any 
of the initial signal shape. Information , then , is presumably encoded in the relative 
timing of action potentials. 
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The biophysical mechanisms underlying the initiation and propagation of action 
potentials in axons have been well studied since the seminal work of Hodgkin and 
Huxley on the giant axon of Loligo. (Hodgkin & Huxley, 1952) Briefly, when the 
voltage across a small patch of the cell membrane increases to a certain level, a pop-
ulation of ion channels permeable to sodium opens, allowing an influx of sodium 
ions, which, in turn, causes the membrane voltage to increase further and a pulse to 
be initiated. This population of channels rapidly inactivates, preventing the passage 
of additional ions. Another population of channels permeable to potassium opens 
after a brief delay causing an efflux of potassium ions, restoring the membrane to 
a more negative potential and terminating the pulse. This cycle of ion migration is 
coupled to neighboring sections of the axon, causing the action potential to prop-
agate. The sodium channels remain inactivated for a brief interval of time during 
which the affected patch of membrane will not be able to support another action 
potential. This period of time is known as the refractory period. The axon circuit 
which we present in this paper does not attempt to model the detailed dynamics 
of the various populations of ion channels, although such detailed neuromimes are 
both possible (Lewis, 1968; Mahowald & Douglas, 1991) and useful for learning 
about natural neural systems. Nonetheless, it shares a number of important fea-
tures with its biological counterpart including having a threshold for excitation and 
a refractory period. 
It is well accepted that the amplitude of the action potential must be restored as 
it propagates. It is not as universally understood is that the width of the action 
potential must be restored in time if it is to propagate over any appreciable distance. 
Otherwise, the pulse would smear out in time resulting in a loss of precise timing 
information, or it would shrink down to nothing and cease to propagate altogether. 
In biological axons, restoration of the pulse width is accomplished through the 
dynamics of sodium channel inactivation and potassium channel activation. In our 
silicon model, the pulse width is restored through feedback from the successive 
stage. This feedback provides an inactivation which is similar to that of the sodium 
channels in biological axons and is also the underlying cause of refractoriness in our 
circuit . 
In the following section we provide a simple description of how the circuit be-
haves. Following this, data from a chip fabricated in a standard 2p.m CMOS process 
through MOSIS are presented and discussed. 
2 THE SILICON AXON CmCUIT 
An axon circuit which is to be used as a building block in large-scale computational 
systems should be made as simple and low-power as possible , since it would be 
replicated many times in any such system. Each stage of the axon circuit described 
below consists of five transistors and two small capacitors, making the axon circuit 
very compact. The axon circuit uses the delay through a stage to time the signal 
which is fed back to restore the pulse width, thus avoiding the need for an additional 
delay circuit for each section. Additonally, the circuit operates with low power; 
during typical operation (a pulse of width 2ms travelling at 103 stages/s), pulse 
propagation costs about 4pJ / stage of energy. Under these circumstances, the circuit 
consumes about 2nW/stage of static power. 
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Figure 1: Three sections of the axon circuit. 
Three stages of the axon circuit are depicted in Figure 1. A single stage consists of 
two capacitors and what would be considered a pseudo-nMOS NAND gate and a 
pseudo-nMOS inverter in digital logic design. These simple circuits are character-
ized by a threshold voltage for switching and a slew rate for recharging. Consider 
the inverter circuit. If the input is held low for a sufficiently long time, the pull-up 
transistor will have charged the output voltage almost completely to the positive 
rail. If the input voltage is ramped up toward the positive rail, the current in the 
pull-down transistor will increase rapidly. At some input voltage level, the current in 
the pull-down transistor will equal the saturation current of the pull-up transistor; 
this voltage is known as the threshold. The output voltage will begin to discharge 
at a rapidly increasing rate as the input voltage is increased further . After a very 
short time, the output will have discharged almost all the way to the negative rail. 
Now, if the input were decreased rapidly, the output voltage would ramp linearly 
in time (slew) up toward the positive rail at a rate set by the saturation current in 
the pull-up transistor and the capacitor on the output node. The NAND gate is 
similar except both inputs must be (roughly speaking) above the threshold in order 
for the output to go low. If either input goes low , the output will charge toward the 
positive rail. Note also that if one input of the NAND gate is held high, the circuit 
behaves exactly as an inverter. 
The axon circuit is formed by cascading multiple copies of this simple five transistor 
circuit in series. Let the voltage on the first capacitor of the nth stage be denoted 
by Un and the voltage on the second capacitor by vn . Note that there is feedback 
from Un +1 to the lower input of the NAND gate of the nth stage. Under quiescent 
conditions, the input to the first stage is low (at the negative rail) , the U nodes of 
all stages are high (at the positive rail), and all of the v nodes are held low (at the 
negative rail). The feedback signal to the final stage in the line would be tied to 
the positive rail. The level of the bias voltages 71 and 72 determine whether or not 
a narrow pulse fed into the input of the first stage will propagate and, if so, the 
width and velocity with which it does. 
In order to obtain a semi-quantitative understanding of how the axon circuit be-
haves, we will first consider the dynamics of a cascade of simple inverters (three 
sections of which are depicted in Figure 2) and then consider the addition of feed-
back. Under most circumstances, discharges will occur on a much faster time scale 
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than the recharges, so we make the simplifying assumption that when the input 
of an inverter reaches the threshold voltage, the output discharges instantaneously. 
Additionally, we assume that saturated transistors behave as ideal current sources 
(i.e., we neglect the Early effect) so that the recharges are linear ramps in time. 
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Figure 2: A cascade of pseudo-nMOS inverters. 
Let hand h be the saturation currents in the pull-up transistors with bias voltages 
1"1 and 1"2, respectively. Let 6 1 and 62 be the threshold voltages of the first and 
second inverters in a single stage, respectively. Also, let u = IdC and v = I2/C be 
the slew rates for the U and v nodes, respectively. Let a 1 = 6dv and a 2 = 6 2/u 
be the time required for Un to charge from the negative rail up to E>1 and for Vn to 
charge from the negative rail up to 6 2 , respectively. Finally, let v~ denote the peak 
value attained by the v signal of the nth stage. 
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Figure 3: Geometry of the idealized Un and Vn signals under the bias conditions (a) 
h > 12 and (b) II < 12, 
Consider what would happen if Vn -l exceeded 6 1 for a time 671 , In this case, Un 
would be held low for 671 and then released. Meanwhile , Vn would ramp up to 
v6n . Then, Un would begin to charge toward the positive rail while Vn continues to 
charge. This continues for a time a2 at which point Un will have reached 6 2 causing 
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Vn to be discharged to the negative rail. Now, Un+l is held low while Vn exceeds 
8 1 this interval of time is precisely On+!. Figures 3a and 3b depict the geometry of 
the Un and Vn signals in this scenario under the bias conditions h > 12 and h < 12, 
respectively. Simple Euclidean geometry implies that the evolution of On will be 
governed by the first-order difference equation 
which is trivially solved by 
Thus, the quantity a2-al determines what happens to the width of the pulse as it 
propagates. In the event that a 2 < aI, the pulse will shrink down to nothing from 
its initial width. If a 2 > aI, the pulse width will grow without bound from its 
initial width. The pulse width is preserved only if a 2 = a l . This last case, however, 
is unrealistic. There will always be component mismatches (with both systematic 
and random parts), which will cause the width of the pulse to grow and shrink as 
it propagates down the line, perhaps cancelling on average. Any systematic offsets 
will cause the pulse to shrink to nothing or to grow without bound as it propagates. 
In any event, information about the detailed timing of the initial pulse will have 
been completely lost. 
Now, consider the action of the feedback in the axon circuit (Figure 1). If Un were 
to be held low for a time longer than a l (i.e., the time it takes Vn to charge up 
to 8d, Un+1 would come back and release Un, regardless of the state of the input. 
Thus, the feedback enforces the condition On ::; a l . If 11 > h (i.e., a2 < ad, a 
pulse whose initial width is larger than a 1 will be clipped to a 1 and then shrink 
down to nothing and disappear. In the event that II < h (i.e., a2 > ad, a pulse 
whose initial duration is too small will grow up until its width is limited by the 
feedback. The axon circuit normally operates under the latter bias condition. The 
dynamics of the simple inverter chain cause a pulse which is to narrow to grow and 
the feedback loop serves to limit the pulse width; thus, the width of the pulse is 
restored in time. The feedback is also the source of the refractoriness in the axon; 
that is, until Un +l charges up to (roughly) 8 1 , Vn -l can have no effect on Un. 
3 EXPERIMENTAL DATA 
In this section, data from a twenty-five stage axon will be shown. The chip was 
fabricated in a standard 2f.lm p-well (Orbit) CMOS process through MOSIS. 
Uniform Axon 
A full space-time picture of pulse (taken at the v nodes of the circuit) propagation 
down a uniform axon is depicted on the left in Figure 4. The graph on the right in 
Figure 4 shows the same data from a different perspective. The lower sloped curve 
represents the time of the initial rapid discharge of the U node at each successive 
stage-this time marks the leading edge of the pulse taken at the v node of that stage. 
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The upper sloped curve marks the time of the final rapid discharge of the v node of 
each stage-this time is the end of the pulse taken at the v node of that stage. The 
propagation velocity of the pulse is given (in units of stages/s) by the reciprocal of 
the slope of the lower inclined curve. The third curve is the difference of the other 
two and represents the pulse width as a function of position along the axon. The 
graph on the left of Figure 5 shows propagation velocity as a function of the 72 
bias voltage- so long as the pulse propagates, the velocity is nearly independent of 
71. Two orders of magnitude of velocity are shown in the plot; these are especially 
well matched to the time scales of motion in auditory and visual sensory data. The 
circuit is tunable over a much wider range of velocities (from about one stage per 
second to well in excess of 104 stages/ s). The graph on the right of Figure 5 shows 
pulse width as a function of 71 for various values of 72-the pulse width is mainly 
determined by 71 with 72 setting a lower limit. 
Tapered Axon 
In biological axons, the propagation velocity of an action potential is related to the 
diameter of the axon- the bigger the diameter, the greater the velocity. If the axon 
were tapered, the velocity of the action potential would change as it propagated. If 
the bias transistors in the axon circuit are operated in their subthreshold region, the 
effect of an exponentially tapered axon can be simulated by applying a small voltage 
difference to the ends of each ofthe 71 and 72 bias lines. (Lyon & Mead, 1989) These 
narrow wires are made with a relatively resistive layer (polysilicon); hence, putting a 
voltage difference across the ends will linearly interpolate the bias voltages for each 
stage along the line. In subthreshold, the bias currents are exponentially related to 
the bias voltages. Since the pulse width and velocity are related to the bias currents , 
we expect that a pulse will either speed up and get narrower or slow down and get 
wider (depending on the sign of the applied voltage) exponentially as a function of 
position along the line. The graph on the left of Figure 6 depicts the boundaries of 
a pulse as it propagates along of the axon circuit for a positive (*'s) and negative 
(x 's) voltage difference applied to the 7 lines. The graph on the right of Figure 
6 shows the corresponding pulse width for each applied voltage difference. Note 
that in each case, the width changes by more than an order of magnitude, but the 
pulse maintains its integrity. That is, the pulse does not disappear nor does it split 
into multiple pulses-this behavior would not be possible if the pulse width were not 
restored in time. 
4 CONCLUSIONS 
In this paper we have presented a low-power, compact axon circuit, explained its 
operation, and presented data from a working chip fabricated through MOSIS. The 
circuit shares a number of features with its biological counterpart including an ex-
citation threshold , a brief refractory period after pulse completion, pulse amplitude 
restoration , and pulse width restoration. It is tunable over orders of magnitude 
in pulse propagation velocity-including those well matched to the time scales of 
auditory and visual signals- and shows promise for use in synthetic neural systems 
which perform computations by correlating events which occur over both space and 
time such as those presented in (Horiuchi et ai, 1991) and (Lazzaro & Mead, 1989). 
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Figure 4: Pulse propagation along a uniform axon. (Left) Perspective view. (Right) 
Overhead view . *: pulse boundaries , x: pulse width. T1 = 0.720V, T2 = 0.780V . 
Velocity = 1, 100stages/s , Width = 3.8ms 
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Figure 5: Uniform axon. (Left) Pulse velocity as a function of r2. (Right) Pulse 
width as a function of rl for various values of r2. 
0 . 14r-------~-------~----~ 
0 .12 
0 .1 
il:! 0 .08 
E::: 
0.06 x 
x x 
x 
II< )0( 
)0( )0( 
)O()O( )0( 
)0( )0( 
)0( 
)0( )0( 
.... )0()0( 0.04# .... 
II< 
0 . 020~------~1~0~------2~0~------370 
Stage 
1 0" r------~--------~------___, 
)0( 
)O()O( 
)0( 
)0( 
x 
x 
><"XxX X 
X 
X 
1 O·3~------,'---------_'_------__=' 
o 10 20 30 
Stage 
Figure 6: (Left) Pulse propagation along a tapered axon. (Right) Pulse width as 
a function of position along a tapered axon. *: rieft = 0.770V, r;ight = 0.600V, 
r~eft = 0.B20V, r;ight = 0.650. x : rieft = 0.600V, r;ight = 0.770V, r~eft = 0.650V, 
r;ight = 0.B20V. 
